


# 7.3 An Interference Cancellation Pipeline



- [Tan 00] showed that a regular structure can provide iterative solutions with a moderate delay that is independent of message length.
- For concreteness, assume G-S outer iteration and explicit matrix inversion for the inner calculation. We have
 
$$\underline{b}^{(j)}(n) = \underline{D}_{3n,n}^{-1} \underline{\zeta}(n) - L_{3n,n-1} \underline{b}^{(j)}(n-1) - U_{3n,n+1} \underline{b}^{(j-1)}(n+1)$$

We have at the end of each symbol interval,



- Single outer iteration per time step.
- New values at intersections
- Delay of  $2J_0 - 1$  time steps for output to appear, then one per time step after that.

To put it into a pipeline:



- Each unit is associated with an iteration number, and uses its own past vector plus the one from unit on the right to form

$$\underline{b}^{(j)}(n) = D_{B_{nn}}^{-1} \left( \underline{f}(n) - L_{B_{n,n-1}} \underline{b}^{(j)}(n-1) - U_{B_{n,n+1}} \underline{b}^{(j-1)}(n+1) \right)$$

Params  $D_{B_{nn}}^{-1} \underline{f}(n)$ ,  $D_{B_{nn}}^{-1} L_{B_{n,n-1}}$ ,  $D_{B_{nn}}^{-1} U_{B_{n,n+1}}$  travel with  $\underline{b}(n)$

- $J_0$  units suggests delay of  $J_0$  - but the one step compute time in each box makes it  $2J_0 - 1$
- The matrix block values themselves are formed progressively from MF/Reke/MRC

$$G = C^T B C A$$


as the values come in.

• How about Jacobi outer iteration?


7.3.3

time  $b^{(0)}$   $b^{(1)}$   $b^{(2)}$   $b^{(3)}$   $b^{(4)}$

$$b^{(j)} = f(b^{(j-1)}, b^{(j-1)})$$



- Again the delay is  $2J-1$ , so no additional delay.
- Same hardware structure, unit associated with iteration




- Suppose  $J=3$ . Leftmost unit receives  $b^{(2)}$  to form  $b^{(3)}$ ; two time steps later, uses it to form  $b^{(3)}$ , so just hangs on to it.

• How about an iteration in which the update of a vector also depends on its own past value?

$$b^{(j)}(n) = f(\sum^{(j)}(n), b^{(j)}(n-1), b^{(j-1)}(n), b^{(j-1)}(n+1))$$

time     $b^{(0)}$      $b^{(1)}$      $b^{(2)}$      $b^{(3)}$      $b^{(4)}$      $b^{(5)}$



- Intermediate values are already passed left in previous time step, so unit just hangs onto them;  
 e.g.  $J=3$ : leftmost unit uses  $b^{(2)}$  in forming both  $b^{(3)}(0)$  and  $b^{(3)}(1)$

- So same pipeline architecture, only the operations in the boxes differ.

- The method can handle long codes as easily as short codes, although long codes require calculation of  $L_{B,n,n-1}$ ,  $D_{B,n,n}$ ,  $U_{B,n,n+1}$  at each bit from the  $C$  and  $S$  knowledge (perfect CSI)
- We saw other limited-horizon methods in Section 4.3. In particular, [Junt98] suggests moving window, solution of the ZF or MMSE equations by CG (etc). Doing this bit by bit (use of symbol time  $n$ ) is expensive. Block mode is more attractive. Pipeline?
- Next, we'll look at an alternative hardware organization for linear IC. As described in [Resm00], it applies to synchronous AWGN. Generalization not yet available. Synch, so block structuring not relevant.
- It operates on the sampled signal before MF. For simplicity, chip-synchronous, sample a chip-matched filter once per chip

Since synchronous,

$$\underline{r} = S \underline{A} \underline{b} + \underline{n} \quad \text{length-} N_c \text{ vectors.}$$

Cols of  $S$  are unit energy spreading sequences

$$S = [\underline{s}_1, \underline{s}_2, \dots, \underline{s}_k], \quad \underline{s}_i^+ \underline{s}_k = \delta_{ik}$$

The calculations run like this:

user 1:  $y_{1,1} = \underline{s}_1^+ \underline{r}$  component of  $\underline{r}$  on  $\underline{s}_1$  in 1st iter.  
estimate of  $A_1 b_1$ .

$$\left. \begin{aligned} \underline{e}_{1,2} &= \underline{r} - \underline{s}_1 \underline{s}_1^+ \underline{r} \\ &= (\underline{I} - \underline{s}_1 \underline{s}_1^+) \underline{r} \end{aligned} \right\} \text{projection of } \underline{r} \text{ onto } \underline{s}_{1,\perp}$$

user 2:  $y_{1,2} = \underline{s}_2^+ \underline{e}_{1,2}$

$$\underline{e}_{1,3} = \underline{e}_{1,2} - \underline{s}_2 \underline{s}_2^+ \underline{e}_{1,2}$$

etc, then repeat




Fig. 1. Linear SIC unit.




Fig. 2. Multistage linear SIC structure with four users and three stages.

Each unit subtracts a linear estimate of the component in the direction of its spreading code.

$$\begin{aligned} &A_1 b_1^{(3)} \\ &A_2 b_2^{(3)} \\ &A_3 b_3^{(3)} \\ &A_4 b_4^{(3)} \end{aligned}$$

[Rasm00] shows this is precisely the Gauss Seidel iteration.

### • Advantages:

- no explicit calculation of all the code inner products  $R = S^T S$
- nice for long codes
- no explicit matrix inversion

### Disadvantages

- repeated inner products at the chip level.
- each inner product must wait for its predecessors to complete, which hampers parallel processing, adds delay.